(54) SENSE AMPLIFYING CIRCUIT OF SEMICONDUCTOR STORAGE DEVICE

(11) 59-227087 (A) (43) 20 J

(43) 20.12.1984 (19) JP

(21) Appl. No. 58-102254 (22) 8.6.1983


(71) SUWA SEIKOSHA K.K. (72) SHIGEO TSURUOKA(1)

(51) Int. Cl³. G11C11/34,G11C7,06,H01L27/10

PURPOSE: To raise a high speed property in a signal leading-in part, to reduce a current consumption required for pre-charge of a data line, and to shorten a pre-charge time by using an N channel type MOS transistor for the signal leading-in part extending from the data line to a flin flow classic.

part extending from the data line to a flip-flop circuit.

CONSTITUTION: A timing signal line L'₁ is set to low voltage, an N channel type MOS transistor Q'₂ is set to an off-state, a timing signal line L'₄ is set to low voltage. P channel type MOS transistors Q'₄, Q'₄ and Q'₁₀ are set to an on-state, and sense input output lines L'₄. L'₇ are pre-charged to a supply power source V₁₀. At the same time, a timing signal line L'₁ is set to high voltage, N channel type MOS transistors Q'₁₁, Q'₁₂ and Q'₁₃ are set to an on-state, and data lines L'₄. L'₂ are pre-charged to the potential which has been lowered by a threshold voltage portion of the N channel type MOS transistor from the V₀₀ level. In this case, N channel type MOS transistors Q'₁, Q'₂ operate as a level shifting element for a voltage drop, and as for the L'₄, L'₇, its potential is not drawn by the L'₁, L'₂, and they are pre-charged to the V₁₀ level.



③ 日本国特許庁()

①特許出願公開

B公開特許公報(A)

昭59-227087

51 Int. Cl.³ G 11 C 11/34 7/06

H 01 L 27/10

識別記号

庁内整理番号 6549-5B 6549-5B

6655-5F

母公開 昭和59年(1984)12月20日

発明の数 1 審査請求 未請求

(全 4 頁)

③半導体記憶装置のセンスアンプ回路

②特

類 昭58-102254

②出

願 昭58(1983)6月8日

⑦発 明 者 鶴岡重雄

諏訪市大和3丁目3番5号株式

会社諏訪精工舎内

办発 明 者 小田善造

諏訪市大和3丁目3番5号株式

会社諏訪精工舍内

①出 願 人 株式会社諏訪精工舎

東京都中央区銀座4丁目3番4

号

砂代 理 人 弁理士 最上務

明 超 1

発明の名称

半導体記憶装置のセンスアンプ回路

特許防水の範囲

6 および前記部1のHナヤネル型MOSトランジ スメのドレイン気徳と、前記第2のPチヤネル型 ロ8トヲンジスタのゲート電極と、第7の半チ ヤネル型 14 0 8 トランジスタのゲート電視とを第 1 のセンス入出力級に接続し、前記第2⇒よび第 4 のアチャネル型HO8トランジスタのドレイン 延極と、前配第5のPチャネル豊M08トサンジ スタのドレインまたはソース電極と、煎配無2♪ よび終7の8チャネル型WOSトアンジスタのド レイン電框と、前記第1のアチャネル型単08ト フンジスタのゲート電極と、前配第6のサテヤネ ル型HO8トヲンジスタのゲート電極とを第2の センス入出力級に接続し、前配第6岁よび第7の H チャネル型 N O B トテンジスタのソース電框と、 第8のメチャネル型HO8トランジスタのドレイ ン医極を接続し、前配節8のNチャネル型MO8 トッンジスタのソース電優を接地電源に接続し、 前紀织3,第4,第5のPチャネル型WO8トフ ンジスタのゲート電伍を第1のプリチャージ信号 校に接続し、前記第3.第4.第5の8チャネル

1項459-227087(2)

型×0 Sトリンジスタのゲート電源を第2のブリチャージ信号駅に径続し、前記第8のメチャネル型×0 Sトランジスタのゲート電源をタイミング信号駅に接続して取ることを存取とする半級体記憶装置のセンスアンプ回路。

発明の辞細な説明

本発明は半導体記憶装置のデータ線に紹み出された数み出し出力を検出するためのセンスアンプ 回路に関するものである。

従来のセンスアンブ回路例を第1回に示す。Q1,Q1はアナマネル型W05トランジスタ、Q1,

従来の回路の動作を説明する。タイミング信号 級 L 」をハイは圧とし、アチャネル型 M O S トランジスタ Q i 。Q i をオフ状窓にさせ、タイミング信号級 L i をロー足圧とし、アチャネル型 M O Sトランジスタ Q ii 。Q ii 。Q ii をオン状態にさせることにより、データ級 L i 。L i がブリチャ

ージされ、同時にメイミング信号級L。をロー塩 圧とし、アナヤネル型¥08トランジスメQ。。 Qs , Quをオン状態にさせるととにより、セン ス入出力級しょ。しゃがプリテャージされる。ア リテヤージ時になるをロー電圧とし、Qi,Q: をオン状態化させ、同時化8チャネル登808ト ランジスタQ: をオフ状態にさせ、フリップフロ ップ国路を不動作状態にさせる。 プリチャージが 終了された状態で、Li,Liに情報が出力され その信報がQェ,Qェを通して、センス入出力級 L。, L, K引き入れられる。 L。, L, K十分 な電位差が生じたところで、L。をハイ電圧とし、 Qi 1Q:をオフ状態にさせ、Q;をオン状態に させ、フリップフロップ回路が動作して情報の増 概を行ない、増幅された情報がし。 。 しゃに出力 さかる。

上記のような従来の回路にかいては、データ 砂からフリップフロップ回路への信号導入器の P チャネル型 M O B トランジスタにタイミング信号 駅を必要とする。信号導入部に P チャネル型 M O B

トランジスタを用いており、信号導入部での信号の伝数が遅い、またトランジスタサイズが大きくなる。データ数をアチャネル型MOBトランジスタでブリチャージしているために、ブリチャージ電圧が供給電車VDDレベルまで上がり、このためデータ級を十分ブリチャージするためには時間がかかる、また角骨電流が大きいという欠点があった。

シスタ であり、 トランジスタと て知り、Q:: 、ドナヤネル型 名地 雅麗 Vas K ,烈とチャネル プフロップ回路 て用意されてか · HUOSIT - ジのために用 しょはしょとは L. L. H. 出力線、しゃは 出力様である。 メイミング信号 NEWOSFF させ、メイミン チャネル型以口 そオン状態にさ しょがブリチャ

間って高所するしょいれ、を競き性電とをはで介い、繰りて、しるのとはで介いいったらこのから、しるのかのでは、しるのがありには、ない。

本発明の実施例の動作を取明する。タイミング信号級 L'a をロー電圧とし、 M チャネル型 M ロ S トランジスタ Q'a をオフ状態にさせ、タイミング信号級 L'a をロー電圧とし、 P チャネル型 M O S トランジスタ Q'a , Q'a をオン状態にさせ、センス入出力級 L'a , L'a が供給電源 VDD レベルを

とができる。このことにより、センス入出力線は アチャネル型 M O S ト フンジスタでブリチャージ することができ、データ 級を M チャネル型 M O S ト フンジスタでブリチャージ することができる。 このことにより、データ級のブリチャージに用 レベルが低くなり、データ級のブリチャージに用 する消費電流を少なくすることができ、またブリ

点がある。
また、本発明は記憶専用の集接回路ばかりでな.
く、その一點として記憶回路を有しているマイクロブロセッサーや、ワンチップマイクロコンピュータ、あるいは液晶表示板駆動用集積回路などに応用することもでき、すぐれた効果があるものである。

チャージ時間を短かくすることができるという利

図面の簡単な説明

第1図は従来のセンスアンプ回路例を示す回路 図、第2図は本発明の実施例を示す回路図である。 L., L, L', L', 、・データ線 L, , L, L,

、Q'o、Q'ieをおナヤネル型MOSトワンジスタに し、かつおチャネル型MOSトワンジスタQ'i、 Q'z、Q'a、Q'a、Q'a、Q'ia、Q'ia、Q'iaをアチャネ ル型MOSトワンジスタにし、かつ供給電源VDD と接地電源Vaaを入れ替えた回路でも構成すると ともできる。

てプリチ、一つされる。同時に、タイミング信号 製し、をハイ化圧とし、メチャネル型×ロSトラ ンジスタQ'n,Q'n,Q'n をオン状態にさせ、デー タ級 L'i , L'zが VDD レベルからりナヤネル型HO 3トテンジスタのしきい区電圧分下がった発位さ てプリチャージされる。このとき、Nチャネル型 M O S トヲンジスタ Q'i , Q'zが駐圧降下のための レベルシフト君子として動き、ひょりなりは。 Li, に登位が引っぱられることなく VOD レベルま セプリチャージされる。プリチャージが終了され た状態でひ。をハイ発圧に、ひ。をロー発圧とし、 させる。 いっしい に情報が出力され、この情報が qia, qiaを介して、センス入出力額に引き込まれ る。入出力級に十分な配位差が生じたところで、 L,をハイҵ圧とし、Q'a をオン状態にさせ、フ リップフロップ回路が動作して、情報の増幅を行 ない、増幅された情報がひょうなった出力される。

なお本発明は上記実施例に限られることなく、 アチャネル型 N O S ト フ ン ジ ス タ Q 'a , Q 'a , Q 'a

→ V D D

-- V .

H H

BEST AVAILABLE COPY

(Translation)

(19) Japan Patent Office (JP)

(11) Patent Application Release

(12) PUBLIC PATENT REPORT (A) 59[1984]-227087

(43) Released: 12/20/84

(51) Int. Cl. 3 ID symbol Agency Control No.

G 11 C 11/34 6549-5B 7/06 6549-5B H 01 L 27/10 6655-5F

Number of inventions: 1

Examination request not yet requested

(Total: 4 pages)

(54) Sense-amplifying Circuit for Semiconductor Memory Device

(21) Patent application: 58(1983)-102254

(22) Applied for: 6/8/1983

(72) Inventor: Shigeo Tsuruoka

c/o Suwa Seikosha, Inc.

3-5 Ohwa 3-chome

Suwa City, Nagano Prefecture

[Japan]

(72) Inventor: Zenzo Oda

[same address]

(71) Applicant: Suwa Seikosha, Inc.

3-4 Ginza 4-chome

Chuo-ku, Tokyo [Japan]

(74) Agent: Tsutomu Mogami, patent attorney

Specifications

Name of invention: Sense-amplifying Circuit for Semiconductor

Memory Device

Scope of Patent Application: (1) A sense-amplifying current of a semiconductor memory device characterized by --

-- connecting to the power supply the source electrodes of MOS transistors of the 1st, 2nd, 3rd and 4th channel types, gate electrodes of a 1st and 2nd N-channel type MOS transistors and drain electrodes of 3rd and 4th N-channel type MOS transistors; -- connecting to the primary data line source electrodes of the

above-noted 1st and 3rd N-channel type MOS transistors, and to the source or drain electrode of an MOS transistor of the 5th Nchannel type;

- -- connecting to the secondary data line the source electrodes of the above-noted 2nd and 4th N channel type MOS transistors and the drain or source electrodes of the above-noted 5th N-channel type MOS transistor
- -- connecting to the primary sense input/output line the drain electrodes of 1st and 3rd P-channel type MOS transistors, the source or drain electrodes of a 5th P-channel type MOS transistor, the drain electrodes of the 6th and above-noted 1st Nchannel type MOS transistors, the gate electrode of the abovenoted 2nd P-channel type MOS transistor, and the gate electrode of the 7th N-channel type MOS transistor;
- -- connecting to the secondary sense input/output line the drain electrodes of the above-noted 2nd and 4th P-channel type MOS transistors, the drain or source electrode of the above-noted 5th P-channel type MOS transistor, drain electrodes of the above 2nd and 7th N-channel type MOS transistors, the gate electrode of the above-noted 1st P- channel type MOS transistor, and the gate electrode of the above-noted 6th N-channel type MOS transistor
- connecting the source electrodes of the above-noted 6th and 7th N-channel type MOS transistors and the drain electrode of an MOS transistor of the 8th N-channel type;
- -- connecting to the grounding electrode a source electrode of the above-noted 9th N-channel type MOS transistor;
- -- connecting to the primary precharge signal line the gate electrodes of the above-noted 3rd, 4th and 5th P-channel type MOS transistors;
- -- connecting to the secondary precharge signal line the gate electrodes of the above-noted 3rd, 4th and 5th N-channel type MOS transistors: and
- -- connecting to the timing signal line the gate electrode of an MOS transistor of the above-noted 8th N-channel type.*
- (2) A sense-amplifier circuit of the semiconductor memory device described in Scope of Patent Application Item 1, characterized by making the above-noted 1st, 2nd, 3rd, 4th and 5th P-channel type MOS transistors into an N-channel type MOS transistor, and also making the above-noted 1st, 2nd, 3rd, 4th, 5th, 6th, 7th and 8th N-channel type MOS transistor into a P channel type MOS transistor, as well as interchanging the ground power source and the power supply.

^{*(}Translator's note: I formatted the above (1) with dashes to facilitate reading and comprehension. Also, Japanese lacks plural warb and noun forms, so that one must guess singular/plural from the context.]

Detailed Explanation of Invention

This invention bears on a sense-amplifier circuit for detecting reading output read by a semiconductor memory device data line.

Figure 1 shows an example of the usual sense-amplifier circuit. Q_1 and Q_2 are P-channel type MOS transistors; and Q_3 and Q_4 are Nchannel type MOS transistors, while the P-channel type MOS transistors of Q_6 and Q_7 make up the flip-flop circuit. The source electrodes of Q, and Q, are connected in common and tie into ground power source V_{ss} via N-channel type MOS transistor $Q_{\bar{s}}$. \tilde{Q}_{i} , and \tilde{Q}_{i0} are P-channel type MOS transistors and are provided for precharging the input-output line of the flop-flop circuit. Qu, Q_{12} and Q_{13} are P-channel type MOS transistors provided for precharging the data line. L_1 is a data line, and L_2 is a data line with a supplementary relationship to L_1 . L_2 , L_4 and L_5 are timing signal lines; L, is a sense input-output line; and L, is an input-output line with a supplementary relationship to L_{ϵ} .

I will explain the operation of the usual circuits. By making timing-signal line L, high voltage, putting P-channel type MOS transistors Q_1 and Q_2 in an off state, making timing signal line L, low voltage and putting P-channel type MOS transistors Q11, Q12 and Q_{13} in an on state, data lines L_1 and L_2 are precharged. At the same time, by making timing signal line L, low voltage and putting P-channel type MOS transistors Q_a , Q_s and Q_{10} in an on state, sense input-output lines L, and L, are precharged. Making L, low voltage while precharged, putting Q1 and Q2 in an on state and concurrently putting N-channel type MOS transistor $Q_{\rm S}$ in an off state makes the flip-flop circuit go into an inactive state. In a condition where the precharge is ended, data is output to $L_{\rm i}$ and L_2 and that data goes through Q_1 and Q_2 to sense input-output lines L. and L. When a sufficient voltage difference develops in L_s and L_{τ} , L_{τ} is made high voltage, Q_t and Q_{τ} are put in an off state, Q_5 is put in an on state, and the flip-flop circuit operates, does data amplification and amplified data are output to L, and L,

In the above-noted usual kind of circuit, timing-signal lines are needed in P-channel type MOS transistors of the signal induction section from the data line to the flip-flop circuit. In the signal induction section a P-channel type MOS transistor is used, signal propagation in the signal induction section is slow, and the transistor becomes larger. Since the data line is precharged by a P-channel type MOS transistor, the precharge voltage rises to the level of the power supply VDD. Therefore, it has the defects that it takes time to sufficiently precharge the data line and current consumption is high.

Given the above situation, this invention is made to resolve such problems; and its goals are to eliminate the timing signal line of the signal induction section from data line to flip-flop circuit, increase speed in the signal induction section and reduce current consumption for precharging the data lines and so to

shorten the precharge time.

Below, we explain an example of applying this invention, referring to Figure 2, an applied example of this invention. L'1 is a data line; and L'2 is a data line in a supplementary relationship to L'1 and connects to sense input-output lines L'4 and L'4, via N-channel MOS transistors Q'1 and Q'2. Also, L'4 and L'4 are in a supplementary relationship. The [word missing from copy] electrode of Q'1 and Q'4 is connected to power supply VDD. To detect data differential inputs, the flip-flop circuit consists of N-channel MOS transistors Q'4 and Q'4 and P-channel MOS transistors Q'5 and Q'4. Source electrodes of Q'4 and Q'4 are connected in common and connect to ground power source V_{55} via N-channel MOS transistor V_{55} . Source electrodes of V_{55} and V_{55} connect to power supply VDD. V_{55} Q'4, Q'5, and V_{55} are P-channel MOS transistors provided to precharge the sense input-output line. V_{55} and V_{55} and V_{55} are N-channel MOS transistors provided to precharge the data lines. L'4, and L'5 are timing signal lines.

We will explain the operation of this invention's application example.* We make timing signal line L'; low voltage, put the Nchannel MOS transistor Q', in an off state, make timing signal line L'. low voltage, put P-channel MOS transistors Q', Q', and Q'10 in an on state, and precharge sense input-output lines L's and L', to the level of the power supply VDD. Concurrently, we make timing signal line L', high voltage, put N-channel MOS transistors Q'11, Q'12 and Q'13 in an on state. Data lines L'1 and L'2 are precharged from the VDD level to a potential under the Nchannel MOS transistor's threshold voltage part. At this point, N-channel MOS transistors Q', and Q', operate as level-shift elements due to the voltage drop and L', are precharged to the VDD level without their potential being drawn off by L'1 and L'2. In a condition of the precharge being ended, L'4 is made high voltage and L'; is made low voltage, while Q', Q', Q'10, Q'11, Q'12 and Q'13 are put in an off state. Data is output to L'1 and L'2 and this data is drawn into the sense input-output lines via Q', and Q'. When a sufficient potential differential arises in the input-output line, L', is made high voltage, Q', is put in an on state, the flip-flop circuit operates, data amplification is done and the amplified data is output to L', and L',.

Now, this invention is not limited to the above application example, but can also be made up with the P-channel MOS transistors Q'_{6} , Q'_{1} , Q'_{6} , Q'_{1} , and Q'_{10} as N-channel MOS transistors, just as N-channel MOS transistors Q'_{1} , Q'_{1} , Q'_{1} , Q'_{1} , Q'_{1} , Q'_{10} , and Q'_{11} may be P-channel transistors and the circuits of power supply VDD and ground-source V_{55} may be interchanged.

As is clear from the above description, by using N-channel MOS transistors in the signal induction section from the data lines to the flip-flop circuit, this invention's circuit can speedily

[[]Translator's note: The above copy sometimes is blurred, making subscript 3, 5, 6 and 9 virtually indistinguishable. So, there may be some errors here.]

transmit data at the signal induction section and can cut transistor size. Since a gate electrode is connected to the power supply, a timing signal line is not needed. Also, the N-channel MOS transistor of this signal induction section operates as a level-shift element due to the voltage lowering; the sense input-output line precharged to the VDD level by P-channel MOS transistors is not drawn to the data line precharged to the potential to which the threshold voltage part of the N-channel MOS transistor has dropped, so that the VDD level can be sustained. Due to this, the sense input-output line can precharge by the P-channel MOS transistors, and the data line can precharge with N-channel MOS transistors. This creates the advantages that the voltage level of the data line precharge is less, current consumption used for data line precharge can be reduced and the precharge time can be shortened.

Again, this invention has superior effectiveness, making it applicable not merely for integrated circuits for memory but also for micro-processors and one-chip micro-computers having memory circuits as one of their parts, or in such applications as integrated circuits for operating liquid-crystal display panels.

Simple Explanation of Figures

Figure 1 is a circuitry chart showing an example of the usual sense-amplifying circuit.
Figure 2 is a circuitry chart showing the application example of this invention.

[Keys]

Applicant: Suwa Seikosha, Inc.

Agent: Tsutomu Mogami